



METAMAKO

Techniques for trading on FPGA enabled switches

Dr David Snowdon
CTO

Simplifying networks
Reducing latency in Electronic Trading
Opening up network packet visibility
Increasing flexibility

Basics

Basics — Who are Metamako?



The leading vendor of high performance network devices for trading

Based in Australia, Global offices

Basics — Who are Metamako?



- Build a first class platform to host FPGA apps
 - Hardware (x86 + L1 + FPGA)
 - Network operating system
 - IP Cores
 - Containers
- Build our own FPGA apps to produce best-in-class devices
 - MetaWatch — Timestamping and packet capture
 - MetaMux — High performance exchange access




Basics — Who are Metamako?

- MetaWatch
 - Cost effective network monitoring
 - 1 ns precision timing
 - Robust deep buffering (8GB)


Ideal for MIFID II RTS 25 Compliance




Basics — Layer 1 Switch



Basics — Software Trading Systems



Basics — FPGA Trading Systems



Basics — The advantages of FPGA

- Low latency
- Predictability/Determinism
- Performance

FPGA Platforms

FPGA Development Platforms



MetaApp 32



MetaMux 48



MetaConnect 96

FPGA Development Platforms

K-Series Devices Virtex 7



MetaApp 32



MetaMux 48K



MetaConnect 96K

C-Series Devices Arria 10



MetaApp 32C



MetaMux 48



MetaConnect 96C


FPGA Development Platforms

- Development kit, example designs, tips and tricks:

www.metamako.com/support

E-Series


- **Ultrascale** and **Ultrascale+** FPGA
- MetaApp 32E, MetaMux 48E and MetaConnect 96E
- All include “MetaConnect”



FPGA




56




MetaConnect Fabric

E-Series




E-Series




E-Series

One FPGA




E-Series

One FPGA




Two FPGAs




E-Series

One FPGA




Two FPGAs



E-Series



E-Series




E-Series


	K-Series (Virtex 7 415T)	C-Series (Arria 10)	E-Series (3x VU9P Variant)
Flip Flops or Registers	515k	1,708k	7,092k
Total On-Chip RAM	31.7 Mb	65Mb	1,037 Mb

Architectures

Architecting for the switch



Architecting for the switch



A few quick thoughts...

- Ditch PCI Express — leverage the network
- Physical distance matters
- Memory is king

Architecting for the switch

Traditional FPGA Solution



Architecting for the switch

Traditional FPGA Solution



Modern FPGA Solution



Architecting for the switch


Traditional FPGA Solution




Modern FPGA Solution



Metamako FPGA Solution





MetaMux 48E





METAMAKO

For development kits, see:
www.metamako.com/support

Simplifying networks
Reducing latency in Electronic Trading
Opening up network packet visibility
Increasing flexibility